pll design papers
Self-biasing greatly simplifies DLL and PLL designs. It
eliminates the need for precise currents, eliminates virtually
all process technology dependencies, and makes a wide operating
frequency range possible. The bandwidth to operating
frequency ratio and the PLL damping factor are fixed completely
by a ratio of capacitances. The operating frequency
range is limited only by the buffer stage design. Self-biasing
facilitates the construction of an input offset-cancelled charge
pump. Self-biasing also allows a PLL to have the largest
possible loop bandwidth over all operating frequencies for
minimal jitter accumulation. The phase-frequency comparator
design provides equal short duration output pulses for in-phase
inputs without reducing its maximum operating frequency.
free research papers
Dr. Maneatis has published three papers in the research Journal of Solid-State Circuits (JSSC), all of which were presented at the International Solid-State Circuits Conference. He served on the conference’s Digital Program Committee for five years and served as active associate editor of the JSSC for three years.
Phase-Locked Loops Demystified, Chip Estimate’s IP Connections Newsletter article by John Maneatis and Eskinder Hailu
Selecting PLLs for ASIC Applications Requires Tradeoffs, 2004 FSA Semiconductor IP Workshop paper by John Maneatis
Self-Biased High-Bandwidth Low-Jitter 1-to-4096 Multiplier Clock Generator PLL, research Journal of Solid-State Circuits paper by John Maneatis (2003 ISSCC 24.2 presentation slides for this paper)
Hidden Complexities of PLLs Are Revealed, Integrated System Design article by John Maneatis
Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques, research Journal of Solid-State Circuits paper by John Maneatis (1996 ISSCC 8.1 presentation slides for this paper)
Precise Delay Generation Using Coupled Oscillators, research Journal of Solid-State Circuits paper by John Maneatis (1993 ISSCC 7.5 presentation slides for this paper)